Pentacene-based organic thin-film transistors (OTFTs) and organic circuits are fabricated using a plasma-enhanced chemical vapor deposition (PECVD) SiO 2 /cross-linked poly(vinyl alcohol) (PVA) double-layer insulator. A considerable reduction in hysteresis is achieved by optimizing the double-layer insulator thickness. The main mechanism of a low hysteresis is attributed to the balance of the injected electrons and induced holes at the interface. The fabricated devices have several advantages including low hysteresis characteristics and a stable performance. On the basis of the proposed OTFTs, an electrically stable organic inverter and a buffer working at a frequency as high as 1 kHz are fabricated.
Introduction
Recently, organic thin-film transistors (OTFTs) have attracted considerable attention because of their various applications, such as flexible displays, radio-frequency ID tags, and organic circuits. [1] [2] [3] In addition to various research studies on the fundamental characteristics of OTFTs, many interesting studies dealing with bending effects and complementary organic circuits have been performed. 4, 5) Although the performance of OTFTs has improved markedly, there has been lack of research on electrical stability issues such as the hysteresis issue. The hysteresis characteristics of OTFTs are very important for the electrical analysis and operation of organic circuits. Hysteresis in transistors can introduce significant errors in analyzing electrical parameters, such as field-effect mobility and threshold voltage. Moreover, from the viewpoint of organic circuits, they are severe obstacles in achieving a reliable circuit operation.
Cross-linked poly(vinyl alcohol) (PVA) is a promising organic gate dielectric because of its high dielectric constant 6) and easy fabrication process. 7) However, the large hysteresis characteristics of OTFTs with a cross-linked PVA gate dielectric have been a severe problem. 8) To reduce the large hysteresis, we studied the mechanism of hysteresis and proposed a method of solving the problem. 9) From the results obtained, we confirmed that the injected and trapped charges from a gate electrode to the PVA bulk are the most important origins of the large hysteresis. Consequently, as a method of reducing the large hysteresis, we proposed the insertion of an oxide blocking layer between the gate electrode and the cross-linked PVA gate dielectric.
In this study, by using the proposed method, pentacene OTFTs with a considerably reduced hysteresis are fabricated. On the basis of the proposed OTFTs, organic inverters and a buffer showing stable operations are fabricated. The electrical characteristics of the devices are investigated and some points to be considered during fabrication are also discussed.
Fabrication Process
Bottom-contact OTFTs are fabricated on oxidized silicon substrates. A 300 Å titanium (Ti) gate electrode is evaporated and patterned by photolithography and wet etching. As a double-layer insulator, a plasma-enhanced chemical vapor deposition (PECVD) SiO 2 layer is deposited, and as a gate dielectric layer, 2% PVA solution mixed with an ammonium dichromate photo sensitizer is spin-coated and cross-linked by UV exposure.
10) The double layer insulator is patterned by photolithography and dry etching. Gold (Au) source/ drain electrodes are patterned by photolithography and lift-off process. The devices are completed by thermally evaporating pentacene at a high vacuum ambient of around 10 À8 Torr. The substrate temperature is 80 C, and the active region is patterned using a shadow mask. The electrical characteristics of the devices are measured using a semiconductor parameter analyzer (Agilent Technologies 4156C) in a light-shielded environment. Figure 1 shows the transfer characteristics of an OTFT with a cross-linked PVA insulator. For measurement, a gate voltage is applied to both forward and backward starting from 7 V. The threshold voltage (V T ) shift depending on the sweep direction observed in the device is a severe problem. The threshold voltages in the forward and backward sweeps are measured to be À1:9 and À0:2 V, respectively. From these results, the two threshold voltages of the transistor produced by hysteresis cannot be considered reliable. Moreover, the field-effect mobility, which is measured from the linear fit of the I DS 1=2 versus V GS plot can include a significant error. These are the reasons why we should study OTFTs with a low hysteresis. From the viewpoint of organic circuits, the hysteresis might result in an unpredictable operation. In Fig. 1 , the transistor shows an enhancementmode operation during the forward sweep. However, during the backward sweep, the transistor shows a depletion-mode operation. In the circuit operation, the enhancement-mode and depletion-mode transistors have different characteristics. These are the other reasons why we should reduce the hysteresis that might cause electrically unstable circuit operations.
Results and Discussion

Low-hysteresis OTFTs
In contrast to the results mentioned above, the OTFTs in Fig. 2 show reduced hysteresis characteristics. The PECVD SiO 2 thicknesses of the devices are 100, 350, 700, and 1000 Å . The important point in the results is the obvious trend of hysteresis as a function of SiO 2 thickness. Among the four devices, the lowest hysteresis is found in the device with the condition in Fig. 2(b) , which has a PECVD SiO 2 thickness of 350 Å and a cross-linked PVA of 950 Å . In this figure, it is observed that the threshold voltages depending on the opposite sweep direction are similar. In this case, the electrical parameters measured from the curve might be highly reliable because of the negligible hysteresis.
Figures 3(a) and 3(b) show the hysteresis reduction mechanism. A possible origin of the hysteresis in the OTFTs is the injected charges from the gate electrode. Another possible origin of the hysteresis is the induced charges (holes) at the insulator interface. When a negative gate bias is applied, the injected charges (electrons) produce the hysteresis, as depicted in Fig. 3(a) . On the other hand, when the SiO 2 layer blocks the charge injection from the gate electrode, the induced holes at the insulator interface also produce the hysteresis, as depicted in Fig. 3(b) . On the basis of the mechanism mentioned above, the hysteresis decreases when the injected electrons and the induced holes are balanced. From these results, it can be explained that the device can have the lowest hysteresis under optimum condition. An additional advantage of the proposed transistor is the decreased off-current due to the good leakage characteristics of PECVD SiO 2 . The leakage characteristics are measured from a metal-insulator-metal (MIM) capacitor. For the cross-linked PVA insulator, the leakage current density is 7:8 Â 10 À7 A/cm 2 at an electric field of 1 MV/cm. On the other hand, a leakage current density of 2:3 Â 10 À7 A/cm 2 at 1 MV/cm is obtained for the PECVD SiO 2 insulator; thus, the better leakage characteristics are confirmed from these results. Figure 4 (a) and 4(b) show the transfer characteristics (I DS -V GS curves) and output characteristics (I DS -V DS curves) of an OTFT with an optimized double-layer insulator. More than 20 devices in a wafer are measured to confirm the uniformity and the extracted parameters show an error less than 10%. The device parameters of the transistors with W=L ¼ 300=5 under saturation conditions are as follows: the field-effect mobility ¼ 0:11 (AE0:1) cm 2 V À1 s À1 , subthreshold slope SS ¼ 0:4 (AE0:1) V/dec, and on/off ratio > 10 6 . The performance characteristics are attributed to the high dielectric constant (" r ¼ 7:28 at 10 kHz) and the good leakage characteristics of the PECVD SiO 2 /cross-linked PVA insulator. In addition to the low hysteresis characteristics, the relatively high performance characteristics are the benefits of the proposed OTFTs.
Organic circuits
In general, a complementary circuit has the advantages of being a more robust design, because of its active pull-up and pull-down nature. In addition, it is a ratioless design; thus, a high speed and high noise margin is possible. However, for an organic material to be practical for organic circuits, it must be stable. In this viewpoint, an organic complementary circuit has a disadvantage, that is, a relatively small selection of stable n-type materials. On the other hand, many stable organic materials currently available are p-type. A pentacene TFT, which is broadly studied as a p-type organic transistor, has an advantage, that is, it only requires one type of semiconductor. Thus, the material stability issues can be readily minimized. For these reasons, a study of organic circuits using a p-type semiconductor is as important as that of organic complementary circuits. In this study, the organic circuits based on the proposed OTFTs are also fabricated.
To investigate the circuit operation, an inverter consisting of an enhancement-mode driver and an enhancement-mode load is fabricated. The schematic diagram is shown in Fig. 5(a) . In this research, two types of inverter are fabricated to observe the effect of the SiO 2 blocking layer in organic circuits: one is an inverter with a cross-linked PVA insulator, and the other is an inverter with a PECVD SiO 2 /cross-linked PVA insulator. Figures 5(b) and 5(c) show the voltage transfer curves (VTC) of the inverters for various load transistor widths. The inverter with the PECVD SiO 2 /cross-linked PVA insulator shows a considerably reduced hysteresis compared with that with cross-linked PVA insulator. The reduced hysteresis in the inverter is attributed to the negligible hysteresis in the OTFTs due to the charge blocking effect of the SiO 2 layer.
Although the inverter in Fig. 5 shows an electrically stable operation in terms of hysteresis, the switching speed might be limited by a small on-current due to the small transistors width. To improve the switching speed, large transistors having an interdigitated structure are fabricated. As shown in Fig. 6(a) , the gate electrodes, insulator, source/ drain electrodes, and pentacene are patterned using photo mask and shadow mask. The W=L values of the driver and load transistors are 1500/3 and 300/3, respectively. The transistors with a large width decrease the output impedance of the inverter, such that it does not load the measurement system. Another method of improving the switching speed is the reduction in overlap capacitance, which exists on both sides of the gate. Ideally, the overlap capacitance can be reduced using self-aligned OTFTs.
11) However, we per- formed conventional photolithography to pattern the electrodes, and the overlapping lengths of the gate-source and gate-drain electrodes are reduced to as small as 3 mm. Fig. 6(a) . It is shown that the buffer is working efficiently. The buffered output is successfully obtained at an input clock frequency of 1 kHz. However, a small swing of 8 V is required to be increased. Finally, the stable operations of the organic circuits are observed in this research. The output voltages of the organic circuits with a low hysteresis remain constant during the measurements. On the other hand, the organic circuits with a large hysteresis show an unstable operation. The electrically stable operations of the organic circuits originate from the reduced hysteresis of the proposed OTFTs.
Conclusions
Low-hysteresis pentacene OTFTs are fabricated using a PECVD SiO 2 /cross-linked PVA double-layer insulator. A considerable reduction in hysteresis is achieved by optimizing the double layer insulator thickness. On the basis of electrically stable OTFTs, an organic inverter and a buffer working at a frequency as high as 1 kHz are fabricated. It is expected that the proposed double layer insulator will be useful for insuring the reliable operations of the OTFTs and organic circuits.
